Re: FPGA with unsynchronized data transfer to host.

Dear Chris,

Thanks for the reply.

I am actually using the IO module clock i just forgot to change it. And for the 10 times 1024 samples. Even if i take out only 1024 samples at a time the jumps happen.