What do you want to do exacty with this FIFO ? What is the general architecture of your application ? Do you need to use a DMA FIFO to transfer data from FPGA to Host (RT code) ? Or is it just a FIFO to transfer data inside FPGA code ?
What are the specifications about the input signal ? (range, precision)